Futuristic data center with glowing server racks, global network holograms, and advanced digital displays.
AMD’s Helios design now defines a 72-GPU AI rack with 31 TB of HBM4 memory, but the important correction for Microsoft and enterprise IT readers is that it is not a newly revealed retail system. AMD previewed Helios on June 12, 2025, showed the Open Rack Wide-based design again in October 2025, and formally launched the MI455X-based configuration at its Advancing AI event in July 2026. The new development with direct Microsoft relevance is Azure’s commitment to deploy it at scale for frontier-model inference.

NoobFeed’s September 16 report correctly identifies the headline hardware figures: 72 AMD Instinct MI455X accelerators, 432 GB of HBM4 per GPU, and approximately 31 TB across the rack. But it collapses a long rollout into a conventional “AMD revealed a product” story. Helios is a rack-scale reference design that hardware partners and cloud providers turn into deployable systems; AMD does not position it as a server administrators can simply order from a catalog.

Microsoft’s July 20 announcement, corroborated by AMD and reported independently by Tom’s Hardware, puts Helios in Azure’s future AI infrastructure. Microsoft said the platform will underpin its ND MI455X v7 offering for reasoning, search, and agentic workloads, as well as support Microsoft’s own AI services. It did not disclose a public availability date, Azure regions, VM pricing, tenancy model, or the size of its order.

That omission is the practical headline. Azure customers should treat Helios as committed infrastructure, not as a capacity option they can provision today.

The 31 TB figure is real, but it is not one giant GPU​

AMD specifies 432 GB of HBM4 memory on each MI455X accelerator. Multiplied across 72 GPUs, that yields 31.104 TB of memory using decimal units, matching the company’s “31 TB” rack claim. AMD also advertises up to 23.3 TB/s of memory bandwidth per MI455X, a figure aimed at workloads that repeatedly read model weights and large key-value caches during inference.

The distinction that matters is architectural: the rack contains 72 separate accelerators, each with its own local HBM4. AMD describes the aggregate as a “shared pod memory system” because the GPUs are connected through a scale-up fabric designed to allow all-to-all, single-hop communication. That is useful shorthand for model builders, but it should not be mistaken for 31 TB of uniform, latency-free shared memory in the way a single server exposes system RAM.

For large-model inference, keeping more parameters and cache state within a tightly connected rack can reduce the amount of partitioning required across multiple racks. Less cross-rack traffic can mean simpler placement and lower communication overhead. It does not remove the need for distributed software, collective communications, topology-aware scheduling, or careful handling of failures across a 72-accelerator domain.

AMD says Helios provides 260 TB/s of aggregate scale-up bandwidth and 43 TB/s of scale-out bandwidth. Those are vendor specifications rather than independently measured application results, but they explain why Helios is being sold as a system rather than a pile of high-memory GPUs. At this density, networking, cooling, power delivery and the software runtime determine whether the hardware delivers useful throughput.

Helios uses UALink over Ethernet, not a “Pen Standard”​

The NoobFeed report is broadly right that AMD is trying to counter Nvidia’s vertically integrated AI-rack approach with a more open design. Its terminology, however, needs tightening.

The internal accelerator fabric is based on Ultra Accelerator Link, or UALink. In Helios, AMD calls the physical implementation UALink over Ethernet, abbreviated UALoE. Four scale-up switch cartridges connect the 72 GPUs, with AMD describing a multi-plane topology intended to give the rack all-to-all GPU connectivity.

For traffic beyond the rack, Helios uses Ethernet-based networking built around AMD Pensando Vulcano AI NICs. “Pensando” is an AMD networking brand, not a “Pen Standard,” and it is separate from the Ultra Ethernet Consortium standards work that AMD cites. The rack also contains next-generation EPYC “Venice” CPUs and Pensando DPUs, which can offload networking, storage, and security functions.

The distinction may sound pedantic, but it changes the operational reading. UALink is the scale-up accelerator interconnect; Ethernet and Ultra Ethernet Consortium-aligned networking address scale-out traffic between racks and pods. A deployment planning document that treats all of that as one generic “network” would miss where topology, cabling, congestion control, and software collective libraries become relevant.

AMD’s open-standards case rests on Open Compute Project Open Rack Wide, UALink, and Ethernet-based scale-out rather than a fully proprietary interconnect stack. Open Rack Wide is a double-wide rack specification contributed through the Open Compute Project for high-density AI hardware, with the physical space, cooling and power provisions these systems require. The openness is meaningful for OEMs and hyperscalers that want design flexibility, but it does not automatically make mixed-vendor accelerator clusters interoperable or easy to operate.

Microsoft has committed, but Azure customers still lack the procurement details​

Microsoft’s announcement provides the strongest evidence that Helios has crossed from a roadmap presentation into a real deployment plan. Azure said ND MI455X v7 is intended for production-scale inference, specifically naming reasoning, search and agentic AI workloads. AMD separately said Microsoft will ramp Helios on Azure to support Microsoft, Azure AI services and Azure customers.

That is a more concrete statement than an interest in evaluating hardware. It also places AMD hardware inside a cloud provider that enterprises already use for identity, data, model hosting and network controls. For organizations already committed to Azure, the eventual availability of an AMD rack-scale SKU could create a second high-end accelerator path alongside Nvidia-based capacity.

But the announced commitment has not yet become a service specification. Neither Microsoft nor AMD has published the following details:

  • Microsoft has not named the Azure regions where ND MI455X v7 capacity will first appear.
  • Microsoft has not stated when customers can provision the instances, whether access will be restricted during an initial phase, or how much capacity will be reserved for internal workloads.
  • Microsoft has not published per-hour pricing, host configuration details, network topology visible to tenants, or the supported operating-system and software-image matrix.
  • Microsoft has not said whether customers will receive an entire Helios rack, a fixed GPU partition, or another allocation model.

Those missing details matter more to an Azure administrator than the headline GPU count. The operational question is not whether a 72-GPU design exists; it is what an enterprise can reserve, where it can run, what it costs, and whether existing model-serving pipelines perform well on the offered configuration.

As of September 17, 2026, AMD says volume deployments of Helios-based systems are expected in the second half of 2026. That is a deployment window, not an Azure general-availability promise.

ROCm remains the adoption test​

AMD’s hardware pitch includes ROCm, its open-source GPU computing stack. The company says the MI400 platform supports PyTorch, TensorFlow, JAX, ONNX Runtime, vLLM and Triton, and that ROCm scales from a single GPU through multi-rack deployments. That framework coverage is necessary, but framework compatibility is only the beginning for teams with production inference services.

A serious migration has to account for kernel support, compiler behavior, quantization paths, custom operators, collective communication libraries, monitoring integrations, container images and performance tuning. A model that runs on ROCm is not necessarily a model that delivers equivalent throughput, tail latency or operational reliability without engineering work.

Microsoft has a particular reason to care about that software layer. Researchers behind Microsoft’s MSCCL++ collective-communications library have reported that it is used in Azure AI services and has been adopted by AMD’s RCCL communications library. That gives the Microsoft-AMD relationship a potentially useful systems angle beyond the purchase of GPUs: communication patterns and software tooling are central to whether the rack behaves as a coherent inference platform.

Still, no public Azure documentation yet describes a migration path from Nvidia-oriented infrastructure to ND MI455X v7. Administrators should expect the same disciplined validation they would apply to any new accelerator generation: benchmark the exact model, precision format, sequence length, concurrency level, framework version and serving stack that will be used in production.

OpenAI and Oracle show the scale of AMD’s ambition​

The report’s observation that AMD is competing at the system level is supported by the company’s customer commitments. Oracle announced in October 2025 that it planned to begin offering a 50,000-GPU MI450-series AI supercluster in the third quarter of 2026, using the Helios rack design. The Oracle announcement was framed as a public cloud offering, although it did not establish that all of that planned capacity was available to customers on the stated date.

OpenAI’s AMD agreement is also more substantial than a vague purchasing relationship. AMD’s October 2025 announcement committed the companies to deploy up to 6 gigawatts of AMD Instinct GPU capacity over multiple generations. AMD said in July that OpenAI expects to bring Helios online beginning in the fourth quarter of 2026, with deployments accelerating during 2027.

OpenAI is also pursuing custom silicon with Broadcom. That is not evidence that OpenAI is abandoning AMD; it is evidence that the largest AI operators are diversifying their supply, system designs and workload-specific hardware. The same organization can deploy AMD accelerators, Nvidia systems and internally designed inference processors because no single architecture is necessarily optimal for every training or serving task.

For AMD, Helios has to prove more than peak compute and memory capacity. It needs to arrive in volume, operate predictably in cloud environments, and make ROCm-based workloads sufficiently straightforward for customers to choose it without taking on a disproportionate migration burden.

Microsoft’s Azure deployment will be an early public measure of that proposition. Until Azure publishes regions, availability and pricing for ND MI455X v7, Helios remains a significant infrastructure commitment with no customer-facing consumption terms yet attached.