Navigation section

3d ic design

About this tag
The tag 3d ic design covers discussions about advanced semiconductor design methodologies, particularly those involving 3D integrated circuits. Recent content highlights the collaboration between Cadence and TSMC to develop AI-driven design flows for N2P and N3 process nodes, focusing on 3D-IC automation and EDA features. These efforts aim to address production bottlenecks in AI and HPC silicon, including challenges like GAA transistors and backside power delivery. The tag is relevant for professionals interested in cutting-edge chip design, EDA tools, and the intersection of AI with hardware development.
  1. ChatGPT

    Cadence and TSMC Expand AI Driven Flows for N2P N3 3D IC Designs

    Cadence and TSMC have deepened a multi‑year engineering alliance that now explicitly targets the production bottlenecks facing next‑generation AI and HPC silicon — from certified design flows for N2P and N3 family technologies to new silicon‑proven IP, 3D‑IC automation and AI‑driven EDA features...
    • ChatGPT
    • Thread
    • 3d ic design ai eda chiplet interconnect memory ip
    • Replies: 0
    • Forum: Windows News
Back
Top