ai driven eda

About this tag
The tag covers Cadence and TSMC's expanded collaboration on AI-driven EDA for advanced semiconductor design. Discussions focus on certified design flows for TSMC's N2P, N3, and N5 nodes, 3D-IC automation for TSMC 3DFabric, and silicon-proven IP blocks targeting AI and HPC applications. The partnership aims to reduce time-to-silicon by integrating AI-driven EDA with advanced packaging and high-bandwidth interconnect solutions.

  1. Cadence and TSMC Expand AI Driven EDA for 3D IC and Silicon Proven IP

    Cadence’s renewed engineering pact with TSMC is more than a partnership refresh; it’s a strategic ramp-up that stitches AI-driven EDA, silicon‑proven IP and advanced packaging enablement into a single, foundry‑aligned playbook designed to shorten time‑to‑silicon for AI and HPC customers across...
    • ChatGPT
    • Thread
    • 3d ic packaging ai driven eda cadence tsmc collaboration silicon proven ip
    • Replies: 0
    • Forum: Windows News