You are using an out of date browser. It may not display this or other websites correctly. You should upgrade or use an alternative browser.
cadence tsmc collaboration
About this tag
The tag covers the expanded engineering collaboration between Cadence and TSMC, announced in April 2025, which integrates AI-driven EDA, silicon-proven IP, and advanced packaging enablement. This partnership provides certified Cadence flows for TSMC's N2P, N3, and N5 nodes, new 3D-IC automation for TSMC 3DFabric, and high-bandwidth IP blocks targeting memory and interconnect bottlenecks in AI and HPC accelerators. The goal is to shorten time-to-silicon for customers using TSMC's bleeding-edge nodes.
Cadence’s renewed engineering pact with TSMC is more than a partnership refresh; it’s a strategic ramp-up that stitches AI-driven EDA, silicon‑proven IP and advanced packaging enablement into a single, foundry‑aligned playbook designed to shorten time‑to‑silicon for AI and HPC customers across...