Incorporates new topology and 3D IC stacking techniques
Last week, Japanese website PC Watch published an interesting piece in which a basic outline was given of DRAM memory technology evolution from DDR3 to DDR4 over the next few years. Following the recent MemCon 2010 event last month...
3d ic
bandwidth
chipset
ddr4
enterprise
jedec
leakage
memory
overclocking
performance
power consumption
processing
sandy bridge
sdram
server
specifications
technology
topology
tsv
voltage